It was 2004, and three of our founders were attending an international symposium they organized on Clockless Computing (Coordinating Billions of Transistors), at Washington University in St. Louis, Missouri.  In the program, leaders in asynchronous computing reviewed future design challenges imposed on IC densities according to Moore’s Law.

    Read more

    Blended Integrated Circuit Systems (Blendics) is an approach that utilizes both traditional and new design methods to enable the continued evolution of the integrated circuit.  With Blendics’ solutions, your organization can continue to leverage your expertise and investment in existing IP-Cores and standard development tools as you design and develop the Integrated Circuits (ICs) of…

    Read more

    Blendics has the first commercially available tool-set to allow IC designers to simulate synchronizer behavior and to identify issues before fabrication.  Additionally, we have a myriad of professional services to support organizations through technical challenges inhibiting their ability to innovate and grow.

    Read more

Free Software

Download Now!

MetaACE LTD is a free, node-limited version of the MetaACE metastability analysis tool. MetaACE LTD provides all of the features of MetaACE except that it is limited to evalua- ting circuits with less than 250 nodes. Experience shows that many synchronizers can be evaluated quite well by including only bulk capacitance in the extracted netlists. Meta ACE LTD allows many synchronizers to be evaluated with results typically within 5-10% of true behavior. Users can use MetaACE LTD to evaluate their designs, quickly, and use the same conguration files in the professional version of MetaACE for highly accurate simulations of fully extracted netlists.


Blendics to Present @ ASYNC 2015

Members of the Blendics team will be presenting at the upcoming ASYNC 2015.  Below is an abstact from the paper on metastability. — Learn More about ASYNC 2015 — Synchronizers and Data Flip-Flops are Different >Jerome Cox, David Zar, George Engel, Ian W. Jones Abstract – Careful synchronizer design is imperative as System-on-Chip (SoC) products become…


Webinar Recording: Improving Chip Reliability…

Click the link below to view the full recording of our recent webinar:  Improving Chip Reliability Through Synchronizer Optimization VIEW FULL RECORDING In this webinar a panel of experts will discuss the role of synchronizer design in modern chip development. Using traditional approaches, in both design and characterization of modern synchronizers, has resulted in reduced…





Back to Top